The increasing demand for implementing nonvolatile field-programmable gate arrays (FPGAs) [1], [2] has been growing up for completely eliminating drastic increase of static power dissipation due to leakage current [3] with instant-on capability. As a promising solution, a nonvolatile lookup table (LUT) circuit using magnetic tunnel junction (MTJ) devices combined with MOS transistors, has been presented as a key component for the nonvolatile FPGA and the basic behavior using fabricated test chip is confirmed [4] . In order to implement the large-scaled nonvolatile FPGA, it is necessary that MOS/MTJ hybrid LUT circuit has robustness against process variation of MTJ devices which affects device characteristics such as resistance value and tunnel magneto-resistance (TMR) ratio [5] . This paper presents a process variation-aware LUT circuit using MOS/MTJ hybrid structure. Since switching operation is performed by the difference of the current value between LUT tree and the reference resistor tree, programmability of reference current level enables adjustment of threshold level according to the current value variation of the LUT tree. This programmability of reference current level is realized by utilizing series/parallel connection of redundant MTJ devices. Since MTJ devices are distributed sparsely on the LUT circuit plane, these redundant MTJ devices not affect the area of the LUT circuit. Moreover, variation compensation state can be retained in those MTJ devices with no power supply.
Introduction
The increasing demand for implementing nonvolatile field-programmable gate arrays (FPGAs) [1] , [2] has been growing up for completely eliminating drastic increase of static power dissipation due to leakage current [3] with instant-on capability. As a promising solution, a nonvolatile lookup table (LUT) circuit using magnetic tunnel junction (MTJ) devices combined with MOS transistors, has been presented as a key component for the nonvolatile FPGA and the basic behavior using fabricated test chip is confirmed [4] . In order to implement the large-scaled nonvolatile FPGA, it is necessary that MOS/MTJ hybrid LUT circuit has robustness against process variation of MTJ devices which affects device characteristics such as resistance value and tunnel magneto-resistance (TMR) ratio [5] . This paper presents a process variation-aware LUT circuit using MOS/MTJ hybrid structure. Since switching operation is performed by the difference of the current value between LUT tree and the reference resistor tree, programmability of reference current level enables adjustment of threshold level according to the current value variation of the LUT tree. This programmability of reference current level is realized by utilizing series/parallel connection of redundant MTJ devices. Since MTJ devices are distributed sparsely on the LUT circuit plane, these redundant MTJ devices not affect the area of the LUT circuit. Moreover, variation compensation state can be retained in those MTJ devices with no power supply. Fig. 1 (a) shows the symbol of an MTJ device. According to the spin direction of the free layer with respect to that of the fixed layer, the resistance of the device shows two distinct states; a low-resistance (R P ) state (when the spin directions are parallel) and a high-resistance (R AP ) state (when anti-parallel), and TMR ratio is defined as ΔR= (R AP -R P )/R P . Fig. 1 (b) shows the R-I characteristic of an MTJ device; when the current I AP→P is applied to the MTJ device flowing from the free layer to the fixed layer, the resistance value of the MTJ device becomes R P . In contrast, when the current I P→AP in the opposite direction is applied, the resistance value of MTJ device becomes R AP . Fig. 2 shows a circuit diagram of the proposed MTJ-based 2-input LUT circuit(it can be easily extended to a 4-input one). The circuit is composed of a configurable logic circuit (CLC) by MTJ/nMOS network and a sense amplifier by pMOS network. Each of networks is implemented based on differential current-mode logic with dynamic power management [6] . A truth table for a 2-input logic function is stored in 4 MTJ devices at the bottom of a LUT tree in the CLC. The LUT tree determines a current path according to the input data (X 0 , X 1 ) and generates a current 
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Evaluation
In this evaluation, we assume that the variations of R P and ΔR are follow normal distribution and their normal deviations are expressed as σR P and σΔR. Fig. 4 (a) shows a monte-calro simulation result of conventional MTJ-based 2-input LUT circuit under the condition of σ=0.075; some errors are caused due to the variations of R P and ΔR. On the other hand, Fig. 5 (b) shows a monte-calro simulation result of proposed 2-input LUT circuit under the same condition of conventional one; since I REF is programmed to the most appropriate value according to the variations of R P and ΔR, no error is caused. Fig. 5 shows the relationship between the probability of errors (P ERROR ) and the value of σ; P ERROR of proposed circuit is reduced by 60% compared with conventional one when σ=0.15, moreover, it becomes almost zero when σ <0.10. Table 1 summarizes performance comparisons between a conventional 4-input LUT circuit and the proposed one. Although there is an area overhead of write access transistors, proposed circuitry does not affect the delay and active power.
Conclusions
In this paper, we presented a variation-aware nonvolatile LUT circuit. Series/parallel connection of MTJ devices enables programmability of reference current. As a result, operation errors are eliminated under σ<0.10. In future, the more write current of an MTJ device will be reduced, the smaller, the area overhead of write access transistors will become. 
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